This paper proposes a digital self-calibration technique for pipelined ADC. In this technique, the pipelined ADC is composed of a series of cyclic ADCs and each stage has independent digital self-calibration. Because of this, our technique achieves higher accuracy calibration than the conventional method that calibrates by using later stages. Applying the proposed method, we simulated the pipelined ADC with MATLAB and showed that higher accuracy calibration can be achieved with a smaller number of pipeline stages.
Introduction
Recently, attention is being paid to digital self-calibration techniques which compensate for errors and variations in analog circuitry using digital techniques because digital circuits are virtually free in advanced CMOS LSIs, and a lot of researches have been done for digitally-assisted ADCs, e.g., [1] [2] [3] [4] [5] [6] , especially pipelined ADCs [1, 2] .
The technique described in [1] would be one of the state-of-the-art techniques for the pipelined ADC, which measures errors in sub-ADCs at earlier stages with those at later stages.
Our research motivation here is the following: Sub-ADCs in earlier stages need high performance (hence circuits with relatively large size MOSFETs and large bias currents are used). On the other hand, the performance requirements for sub-ADCs in later stages are relaxed. In spite of this fact, the story of the most self-calibration algorithms for pipelined ADCs is that errors in high-performance sub-ADCs at earlier stages are measured by low-performance sub-ADCs at later stages, which may not be reasonable.
We consider here that if we measure the errors of sub-ADCs at the earlier stages by themselves in the pipelined ADC, the self-calibration accuracy would be improved. The most important and accurate stage is the first stage (which is designed to consume relatively large power to achieve high accuracy) in the pipelined ADC, and hence we consider that the errors of the first stage should be measured by the first stage itself instead of the later stages (which are designed to be relatively inaccurate with low power). This paper investigates such a self-calibration method and shows in MATLAB simulation that the accuracy is actually improved with the proposed method. Fig. 1 shows a block diagram of a 10-bit pipelined ADC with digital self-calibration circuit [1] . Each stage from stage 1 to 13 is configured as 1.5-bit/stage, and stage 14 is a 1-bit ADC. The reference DAC for digital self-calibration has five output levels: +V/2, +V/4, 0, -V/4, and -V/2, with 11-bit linearity. The operational amplifier in each stage is designed as a two-stage configuration.
Conventional Technique of Digital Self-Calibration and Problem
In order to implement a pipelined ADC without self-calibration, the open-loop gain of the operational amplifier is required to be more than 70dB. However, the amplifier in the conventional design has a gain of only 25dB, which contributes a large gain error and affects the accuracy of the ADC. In order to maintain ADC accuracy, the gain errors of the op-amps in stages 7 to 13, and gain errors and capacitance mismatches of the op-amps in stages 1 to 6 are compensated. The pipelined ADC with 10-bit accuracy is implemented by correcting these errors [1] .
In order to estimate the op-amp gain error and the Multiply DAC (MDAC) capacitor mismatches, each stage is composed of a switching 2x amplification mode and a regular mode ( Fig. 2 ). In 2x amplification mode, the input voltage V i is multiplied by 2, and the output of the sub ADC-stage is 0. By applying only input voltage V i to capacitor, it is possible to estimate the gain error. In regular mode, the system operates as ordinary ADC and MDAC, which include sampling, AD/DA convert and amplifying the residual by a factor of 2.
Compensation is executed in the established order from stage 10 to 7. First, the compensated stage operates under 2x amplification mode, and the applied D in = ±V ref /4 by a reference DAC. As a result, the calibration coefficient W b is optimized in order to minimize error ( Fig. 3 ). In this way the op-amp gain error is compensated.
Limited gain error and mismatch are compensated in the established order from stage 6 to 1. First, compensated stage operates under 2x amplification mode, and D in = ±V ref /4 by the reference DAC. As a result, the calibration coefficient W b is optimized in order to minimize error ( Fig. 3 ). Next the compensated stage is operated in regular mode and is applied D in = V ref /2 by the reference DAC. D out is compared with D in , and calibration coefficient W f is optimized in order to minimize error. This self-calibration technique implements high accuracy of error measurement by operating from the latter stage, and utilizing compensated stage error measurement. Additionally, the first stage is designed to have high accuracy and latter stages gradually have lower accuracy (and consequently lower power consumption). In order to achieve low power consumption, each stage's accuracy is as high as possible in the actual designed circuit. For the reason, this technique has the problem that cannot deliver accurate correction problem that need to add measuring stage for delivering error with high accuracy. Fig. 4 shows the overall structure of our proposed 10-bit pipelined ADC with digital self-calibration circuit applied cyclic operation. Stages 1 to 10 use a 1.5-bit stage ADC, and stage 11 uses a 1.5-bit ADC. Stages 1 to 6 are used to compensate for capacitor mismatches in the MDAC, and gain errors in the op-amp, while stages 7 to 10 are used to compensate for op-amp gain errors. It is assumed that op-amp gain errors and capacitance mismatches in the MDAC are designed to be smaller as the front stage approaches. Notice that the errors of the earlier stages are more serious for overall ADC linearity. The reference DAC, which is used for digital self-calibration, outputs a 4-level signal as is used in the conventional technique [1] . Additionally, each stage is also composed of switching 2x amplification mode and regular mode (Fig. 2) . Regular pipelined ADC mode (S' = 1, S'' 1-10 = 1) and digital self-calibration mode(S' = 0, S'' 1-10 = 0) are changed by flipping a switch.
Proposed Digital Self-Calibration Technique
Compensation is executed in parallel. The reference DAC input D in = ±V ref /4 in stage 1 to 10 by switching S = 1, S 1-10 = 1 and S' 1-10 = 0. Compensated stages switch double amplification mode. When compensated stages output residual voltage, switch S' 1-10 switches to 1, and compensated stages actuate cyclic operation.
The output D out in the stage actuated cyclic operation is compared with D in , and calibration coefficient W b1 is added in order to minimize error. Furthermore, the same operation is executed to increase loop count of cyclic operation. The output D out in the stage increased loop count of cyclic operation is compared with D in , and then error is delivered. Then the calibration coefficient W b2 is optimized in order to minimize error. Calibration coefficient W bi , having i-bit accuracy, is delivered by repeating this operation i times ( Fig. 5(a) ).
Next, stage 1 to 6 switch to regular mode, and switches are flipped so that S = 1, S 1-6 = 1and S' 1-6 = 0, and the reference DAC is applied an input of D in = V ref /2. When calibrated stages output residual voltage, switches S' 1-6 are flipped so that S' 1-6 = 1, and consequently compensated stages return to cyclic operation. Outputs D out in each stage executed cyclic operation are compared with D in , and calibration coefficient W f1 is delivered in order to minimize error.
The same operation is executed to increase the number of loops in cyclic operation. Output D out in stage increased the number of loop in cyclic operation are compared with D in for delivering error. Then calibration coefficient W f2 is optimized in order to minimize error by utilizing the last calibration coefficient W f1 . Calibration coefficient W fi , having i-bit accuracy, are delivered by repeating this operation i times ( Fig. 5(b) ).
Verification with MATLAB Simulation
We have performed MATLAB simulations to show the effectiveness of our approach. Table I shows that open-loop gain and capacitor mismatch at each stage for simulations. In order to maintain low power consumption and performance in actual circuit design, op-amps are designed with gains that increase as the front stage approaches. Additionally, the MDACs are designed to have decreasing capacitance mismatches towards the front. In order to form a comparison with the proposed technique, the pipelined ADC applied conventional technique is composed ten 1.5-bit stages and one 1.5-bit ADC. Fig. 6 shows the deviation from ideal calibration coefficient for both conventional and proposed method. Note that these values are the absolute value (i.e. always positive). Fig. 6 also shows that calibration coefficients delivered by the proposed technique are closer to the ideal calibration coefficient, and shows that the conventional technique cannot deliver calibration coefficients in stages 8, 9, 10. Thus, it can be said that stages 8, 9, 10 exist to raise the accuracy of error measurement in stages 1-7. 
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Advanced Micro-Device Engineering IV 500MHz sampling frequency and 2.6MHz input frequency is applied to the input of the ADC. The effective resolution is increased to 0.6-bit by using the proposed technique. Circuit Design Fig. 9 shows one design example of sub-ADC in a pipelined ADC which can perform cyclic operation in calibration mode. 
Conclusion
This paper has proposed a digital self-calibration technique for pipelined ADCs using cyclic operation for each stage in calibration mode, and has shown with MATLAB simulation that higher accuracy calibration can achieve with a smaller number of pipeline stages (i.e., high accuracy and low power can be realized).
We close this paper by remarking that the cyclic ADC configuration in calibration mode can be achieve high resolution by increasing the number of the cyclic operations. Hence each sub-ADC with cyclic configuration can measure the capacitor mismatches and op-amps finite gain effects, say, with more than 12-bit resolution. The proposed algorithm described here can be further improved using this fact.
